

COMPAL CONFIDENTIAL

MODEL NAME : LOKI N3V3 KBL UMA

PCB NO : DA60022P010

BOM P/N : 431AET31L01~L10&L51~L57

KBL-U & R + MEC1416 board 2018-11-06

REV : 1.0 (A00)

PCB R1

ZZZ
DA60022P010
PCBR1@
PCB 2E1 LA-G714P REV1 M/B 5

DAZ R1

ZZZ
DAZ2E100200
DAZR1@
PCB EDI72 LA-G714P LS-F112P/F114P/F117P

DAZ R3

ZZZ
DAZ2E100201
DAZR3@
PCB EDI72 LA-G714P LS-F112P GOLD A31

X4E#

ZZZ
X4EAET31L51
100@X4E@
SMT EMC N3 KBL UMA EE AG714 EDI73

X4E#

ZZZ
X4EAET31L01
1000@X4E@
SMT EMC N3V3 KBL UMA EE AG714 EDI72

KBL R3

UC1
SA0000A377L
i5KBLU_R3@
S IC FJ8067702739739 SR342 H0 2.5G A311

UC1
SA0000BLD1L
i3KBLU42_SMB0_R3@
S IC FJ8067703282620 SR3LD Y0 2.3G A311

UC1
SA0000BYB1L
i3KBLU23_SMB0_R3@
S IC FH8067703037315 SR3N6 J1 2.3G A311

UC1
SA0000A346L
i7KBLU_R3@
S IC FJ8067702739740 SR341 H0 2.7G A311

UC1
SA0000ADL3L
KBLU_Celeron_R3@
S IC FJ8067702739933 SR349 H0 1.8G A311

UC1
SA0000ADV3L
KBLU_Pentium_R3@
S IC FJ8067702739932 SR348 H0 2.3G A311

UC1
SA0000BKN3L
i3KBLR_R3@
S IC FJ8067703282221 SR3W0 Y0 2.2G A311

UC1
SA0000AWB3L
i5KBLR_R3@
S IC FJ8067703282221 SR3LE Y0 1.8G A311

UC1
SA0000AWC2L
i7KBLR_R3@
S IC FJ806770281816 SR3LC Y0 1.8G A311

UC1
SA0000BLH1L
i3KBLU22_SMB0_R3@
S IC FJ8067702739769 SR3TK H0 2.3G A311

@ : Un-pop Component
UMA@/DIS@ : UMA & DIS Type
U22@/U42@ : KBL U/KBL U-R
EC@ : EC
JP@/PIP@ : JUMP

EMI@/ESD@/RF@ : EMI, ESD and RF Component
@EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component
CMC@ : XDP Component
CONN@ : Connector Component
TP_WAKE@/NTP_WAKE@ : TouchPad wake
KBBL@ : KB Backlight
TPM@/FTPM@ : HW TPM/SW TPM
MMC@ : eMMC
FFS@ : Free Fall Sensor
MODS@ : Modern Standby

Layout Dell logo



COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X00
PWB: 9HTP8


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size	Document Number	Rev
				LA-G714P		1.0
Date:		Tuesday, November 13, 2018		Sheet	1 of 65	

PCB Stack

1.0mm/6L

L1:TOP
L2:GND/POWER
L3:Signal
L4:Signal
L5:GND/POWER
L6:BOT

Block Diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagram	
Size	Document Number	Rev		Date	
	LA-G714P	1.0		Tuesday, November 13, 2018	
Sheet		2	of	65	

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF

USB PORT#	DESTINATION
1	USB2.0 Port1
2	USB2.0 Port2 , IO/B
3	USB2.0 Port3
4	NC
5	CCD
6	Card Reader IO/B
7	BT
8	Touch Screen
9	Finger Printer
10	NC

USB3.0	PCIE	SATA	DESTINATION
USB3.0-1			USB3.0 Port1
USB3.0-2			NC
USB3.0-3			USB3.0 Port3
USB3.0-4			NC
USB3.0-5	PCIE-1		NC
USB3.0-6	PCIE-2		NC
	PCIE-3		NC
	PCIE-4		NC
	PCIE-5		10/100M LAN
	PCIE-6		WLAN
	PCIE-7	SATA-0	SATA HDD
	PCIE-8	SATA-1	SATA ODD
	PCIE-9		NVME SSD
	PCIE-10		NVME SSD
	PCIE-11	SATA-1*	NVME SSD
	PCIE-12	SATA-2	NVME SSD

PM TABLE

<div>power plane</div> <div>State</div>	+RTC_CELL	B+	+1.0V_PRIM +1.0V_MPHYGT +1.8V_PRIM +3VALW +3VALW_PCH +3.3V_ALW_DSW +5VALW	+1.0V_VCCST +1.2V_DDR +2.5V_MEM	+1.0VS_VCCIO +1.0V_VCCSTG +VCC_GT +VCC_SA +VGA_CORE +VCC_CORE +0.6V_DDR_VTT
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
M3	ON	ON	ON	ON	OFF
S4&S5 / AC	ON	ON	ON	OFF	OFF
S4&S5 / AC doesn't exist	ON	ON	OFF	OFF	OFF
G3	ON	OFF	OFF	OFF	OFF

Board ID table


Item	Pull-down	Pull-up	Voltage	Board ID/Model ID
1	100	10K	3.000	EVT
2	100	17.8K	2.801	DVT1
3	100	27K	2.598	DVT2
4	100	37.4K	2.402	
5	100	49.9K	2.201	Pilot
6	100	64.9K	2.001	
7	100	82.5K	1.808	
8	100	107K	1.594	
9	100	154K	1.299	
10	100	200K	1.1	
11	100	TBD	0.9	
12	100	TBD	0.7	
13	100	TBD	0.5	
14	100	TBD	0.3	

High Speed I/O (HSIO) Lane Multiplexing in KBL U PCH-LP


[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	Index and Configuration		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				LA-G714P			1.0
				Date:	Tuesday, November 13, 2018	Sheet	3 of 65

CPU PWR
Peripheral Device PWR



Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date: Tuesday, November 13, 2018				Sheet	4 of 65




1


FOR DRAFT

Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2018/04/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				1A-G714P	Rev 1.0
Date: Tuesday, November 13, 2018				Sheet	5 of 65

Main Func = CPU




DDR4 Interleaved Memory




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title MCP(2/14)DDR4		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				LA-G714P		
				Date:	Tuesday, November 13, 2018	Sheet 7 of 65

Main Func = CPU





Security Classification		Compal Secret Data		Compal Electronics, Inc. MCP(3/14)SPI,SMB,LPC	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-6714P
				Date:	Tuesday, November 13, 2018 Sheet 8 of 65
				Rev	1.0

Main Func = CPU






DIMM Detect	
HIGH	1 DIMM
LOW	2 DIMM



NO REBOOT STRAP	
HIGH LOW(DEFAULT)	No REBOOT REBOOT ENABLE

Weak IPD




CPU ID (PCBA VRAM Size Config.)	BOARD_ID2 (GPP_C11)	BOARD_ID1 (GPP_C12)
KBL-U	1	1
KBL-R	1	0
Reserved	0	1
SKL-U	0	0

RC55 KBLR@
10K_0402_5%
SD028100280












RC58 KBLR@
10K_0402_5%
SD028100280

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	MCP(4/14)GSPI,I2C,UART,ISH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-G714P		
Date: Tuesday, November 13, 2018				Sheet	9	of 65

Main Func = CPU




PCH PLTRST#




Security Classification	Compal Secret Data			Compal Electronics, Inc. MCP(6/14)CLK,PM,RTC		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	MCP(6/14)CLK,PM,RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G714P	1.0
				Date:	Tuesday, November 13, 2018	Sheet 11 of 65

Main Func = CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc. MCP(7/14)MISC,ITAG,HDA,SDIO LA-G714P	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, November 13, 2018
				Sheet	12 of 65




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Connector Less Routing Topology


Vinafix.com

PRIMARY CMC CONN



DCI Link
RC142 need POP
RC146 need POP







+1.0V_VCCSTG



Place to CPU side



Place to CPU side



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MCP(9/14)XDP		
				Size	Document Number	Rev
				LA-G714P		
				Date:	Tuesday, November 13, 2018	Sheet 14 of 65


Main Func = CPU

+VCC_CORE: 0.3~1.35V

+VCC_CORE(U22): 32A(MAX)


+VCC_CORE(U42): 64A(MAX)

VCCOPC,VCCOPC_1P8,VCCEOPIO for SKYLAKE-U 2+3e
(w/ on package cache)



PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MCP(10/14)PWR-VCC CORE		
				Size	Document Number	Rev
					LA-G714P	1.0
				Date:	Tuesday, November 13, 2018	Sheet 15 of 65



Main Func = CPU

+VCCGT: 0.3~1.35V
+VCCGTX : 0.3~1.35V

+VCC_GT(U22): 31A(MAX)
+VCC_GT(U42): 28A(MAX)



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2018/04/01	Deciphered Date	2019/04/01		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						MCP(11/14)PWR-VCCGT		
						Size	Document Number	Rev
						LA-G714P	1.0	
Date:		Tuesday, November 13, 2018		Sheet	16	of	65	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	MCP(13/14)PCH PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-G714P		1.0
Date: Tuesday, November 13, 2018				Sheet	18	of 65

Main Func = CPU

UC1P SKL-U

GND 1 OF 3

A5 VSS
A67 VSS
A70 VSS
AA2 VSS
AA4 VSS
AA65 VSS
AA68 VSS
AB15 VSS
AB16 VSS
AB18 VSS
AB21 VSS
AB8 VSS
AD13 VSS
AD16 VSS
AD19 VSS
AD20 VSS
AD21 VSS
AD62 VSS
AD8 VSS
AE64 VSS
AE65 VSS
AE66 VSS
AE67 VSS
AE68 VSS
AE69 VSS
AF1 VSS
AF10 VSS
AF15 VSS
AF17 VSS
AF2 VSS
AF4 VSS
AF63 VSS
AG16 VSS
AG17 VSS
AG18 VSS
AG19 VSS
AG20 VSS
AG21 VSS
AG71 VSS
AH13 VSS
AH6 VSS
AH63 VSS
AH64 VSS
AH67 VSS
AJ15 VSS
AJ18 VSS
AJ20 VSS
AJ4 VSS
AK11 VSS
AK16 VSS
AK18 VSS
AK21 VSS
AK22 VSS
AK27 VSS
AK63 VSS
AK68 VSS
AK69 VSS
AK8 VSS
AL2 VSS
AL28 VSS
AL32 VSS
AL35 VSS
AL38 VSS
AL4 VSS
AL45 VSS
AL48 VSS
AL52 VSS
AL55 VSS
AL58 VSS
AL64 VSS

SKL-U_BGA1356 16 OF 20

UC1Q SKL-U

GND 2 OF 3

AT63 VSS
AT68 VSS
AT71 VSS
AU10 VSS
AU15 VSS
AU20 VSS
AU43 VSS
AU38 VSS
AV1 VSS
AV68 VSS
AV69 VSS
AV70 VSS
AV71 VSS
AW10 VSS
AW12 VSS
AW14 VSS
AW16 VSS
AW18 VSS
AW21 VSS
AW23 VSS
AW26 VSS
AW28 VSS
AW30 VSS
AW32 VSS
AW34 VSS
AW36 VSS
AW38 VSS
AW41 VSS
AW43 VSS
AW45 VSS
AW47 VSS
AW49 VSS
AW51 VSS
AW53 VSS
AW55 VSS
AW57 VSS
AW6 VSS
AW60 VSS
AW62 VSS
AW64 VSS
AW66 VSS
AW8 VSS
AY66 VSS
B10 VSS
B14 VSS
B18 VSS
B22 VSS
B30 VSS
B34 VSS
B39 VSS
B44 VSS
B48 VSS
B53 VSS
B58 VSS
B62 VSS
B66 VSS
B71 VSS
BA1 VSS
BA10 VSS
BA14 VSS
BA18 VSS
BA2 VSS
BA23 VSS
BA28 VSS
BA32 VSS
BA36 VSS
F68 VSS
BA45 VSS

SKL-U_BGA1356 17 OF 20

UC1R SKL-U

GND 3 OF 3

BA49 VSS
BA53 VSS
BA57 VSS
BA6 VSS
BA62 VSS
BA66 VSS
BA71 VSS
BB18 VSS
BB26 VSS
BB30 VSS
BB34 VSS
BB38 VSS
BB43 VSS
BB55 VSS
BB6 VSS
BB60 VSS
BB64 VSS
BB67 VSS
BB70 VSS
C1 VSS
C25 VSS
C5 VSS
D10 VSS
D11 VSS
D14 VSS
D42 VSS
J8 VSS
K16 VSS
K18 VSS
K22 VSS
K61 VSS
K63 VSS
K64 VSS
K65 VSS
K66 VSS
K67 VSS
K68 VSS
K70 VSS
K71 VSS
L11 VSS
L16 VSS
L17 VSS
L18 VSS
L2 VSS
L20 VSS
L4 VSS
L8 VSS
N10 VSS
N13 VSS
N19 VSS
N21 VSS
N6 VSS
N65 VSS
N68 VSS
P17 VSS
P19 VSS
P20 VSS
P21 VSS
R13 VSS
R6 VSS
T15 VSS
T17 VSS
T18 VSS
T2 VSS
T21 VSS
T4 VSS
U10 VSS
U63 VSS
U64 VSS
U66 VSS
U67 VSS
U69 VSS
U70 VSS
V16 VSS
V17 VSS
V18 VSS
W13 VSS
W6 VSS
W9 VSS
Y17 VSS
Y19 VSS
Y20 VSS
Y21 VSS

SKL-U_BGA1356 18 OF 20

For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.


- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.


Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Tuesday, November 13, 2018	1.0
				Sheet	19 of 65

Main Func = DDR


Layout Note:
Place near JDIMM1.257,259






Layout Note:
Place near JDIMM1.258



Layout Note:
Place near JDIMM1.255



Layout Note:
Place near JDIMM1




All VREF traces should have 10 mil trace width


Security Classification	Compal Secret Data			Title	Compal Electronics, Inc.
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Size	DDRA DIMMA RVS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION SHALL NOT BE TRANSFERRED TO ANY OTHER COMPANY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS INFORMATION IS NOT TO BE RELEASED OR DISCLOSED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				LA-6714P	
				Date:	Tuesday, November 13, 2018
				Sheet	20 of 65

Main Func = DDR



Layout Note:
Place near JDIMM2.258





Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2




Layout Note:
Place near JDIMM2.255




Security Classification		Compal Secret Data		Compal Electronics, Inc. TPM/RTC/Screw hole LA-G714P		
Issued Date	2018/04/01	Deciphered Date	2019/04/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		Rev. 1.
				Size	Document Number	


Main Func = Audio



Main Func = Audio Jack





Main Func = Audio Jack




Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Audio JACK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G714P	Rev 1.0
Date: Tuesday, November 13, 2018				Sheet 24	of 65

Main Func = USB3.0 Port1





Maximum Output Current 2A



Layout Note: Close JUSB1


~~Layout Note: Close JUSB2~~

Main Func = USB3.0 Port2




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2018/04/01	Deciphered Date	2019/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			USB3.0 CONN LA-G714P	Rev
Date:	Tuesday, November 13, 2018		Sheet	26 of 65

Main Func = CAM





~~Main Func = TS~~





Security Classification	Compal Secret Data			Compal Electronics, Inc. LCD/Cam/MIC/T.Panel		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G714P	1.0
				Date:	Tuesday, November 13, 2018	Sheet 28 of 65

Main Func = OTP



<10> HDD_DEVSLP >> RS1 2 @ 1 0 0402 5% HDD_DEVSLP_R



CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
DEVSLP	P3	
5V	P7	10
5V	P8	11
5V	P9	12
GND	P10	
Device Activity	P11	


JODD1 CONN@

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
SATA_CTX_C_ODDRX_P1	1	SATA_CTX_C_ODDRX_P1	4	SATA_CTX_C_ODDRX_N1	5	SATA_CTX_C_ODDRX_N1	8	SATA_CRX_C_ODDTX_N1	9	SATA_CRX_C_ODDTX_P1	10	SATA_ODD_PRSENT#	13	SATA_ODD_DA#	21
SATA_CTX_C_ODDRX_P1	2	SATA_CTX_C_ODDRX_P1	5	SATA_CTX_C_ODDRX_N1	6	SATA_CTX_C_ODDRX_N1	9	SATA_CRX_C_ODDTX_N1	11	SATA_CRX_C_ODDTX_P1	12	SATA_ODD_PRSENT#	14	SATA_ODD_DA#	22
SATA_CTX_C_ODDRX_P1	3	SATA_CTX_C_ODDRX_P1	6	SATA_CTX_C_ODDRX_N1	7	SATA_CTX_C_ODDRX_N1	10	SATA_CRX_C_ODDTX_N1	13	SATA_CRX_C_ODDTX_P1	14	SATA_ODD_PRSENT#	15	SATA_ODD_DA#	23
SATA_CTX_C_ODDRX_P1	4	SATA_CTX_C_ODDRX_P1	7	SATA_CTX_C_ODDRX_N1	8	SATA_CTX_C_ODDRX_N1	11	SATA_CRX_C_ODDTX_N1	15	SATA_CRX_C_ODDTX_P1	16	SATA_ODD_PRSENT#	16	SATA_ODD_DA#	24
SATA_CTX_C_ODDRX_P1	5	SATA_CTX_C_ODDRX_P1	8	SATA_CTX_C_ODDRX_N1	9	SATA_CTX_C_ODDRX_N1	12	SATA_CRX_C_ODDTX_N1	17	SATA_CRX_C_ODDTX_P1	18	SATA_ODD_PRSENT#	17	SATA_ODD_DA#	25
SATA_CTX_C_ODDRX_P1	6	SATA_CTX_C_ODDRX_P1	9	SATA_CTX_C_ODDRX_N1	10	SATA_CTX_C_ODDRX_N1	13	SATA_CRX_C_ODDTX_N1	18	SATA_CRX_C_ODDTX_P1	19	SATA_ODD_PRSENT#	18	SATA_ODD_DA#	26
SATA_CTX_C_ODDRX_P1	7	SATA_CTX_C_ODDRX_P1	10	SATA_CTX_C_ODDRX_N1	11	SATA_CTX_C_ODDRX_N1	14	SATA_CRX_C_ODDTX_N1	19	SATA_CRX_C_ODDTX_P1	20	SATA_ODD_PRSENT#	19	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	8	SATA_CTX_C_ODDRX_P1	11	SATA_CTX_C_ODDRX_N1	12	SATA_CTX_C_ODDRX_N1	15	SATA_CRX_C_ODDTX_N1	20	SATA_CRX_C_ODDTX_P1	21	SATA_ODD_PRSENT#	20	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	9	SATA_CTX_C_ODDRX_P1	12	SATA_CTX_C_ODDRX_N1	13	SATA_CTX_C_ODDRX_N1	16	SATA_CRX_C_ODDTX_N1	21	SATA_CRX_C_ODDTX_P1	22	SATA_ODD_PRSENT#	21	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	10	SATA_CTX_C_ODDRX_P1	13	SATA_CTX_C_ODDRX_N1	14	SATA_CTX_C_ODDRX_N1	17	SATA_CRX_C_ODDTX_N1	22	SATA_CRX_C_ODDTX_P1	23	SATA_ODD_PRSENT#	22	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	11	SATA_CTX_C_ODDRX_P1	14	SATA_CTX_C_ODDRX_N1	15	SATA_CTX_C_ODDRX_N1	18	SATA_CRX_C_ODDTX_N1	23	SATA_CRX_C_ODDTX_P1	24	SATA_ODD_PRSENT#	23	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	12	SATA_CTX_C_ODDRX_P1	15	SATA_CTX_C_ODDRX_N1	16	SATA_CTX_C_ODDRX_N1	19	SATA_CRX_C_ODDTX_N1	24	SATA_CRX_C_ODDTX_P1	25	SATA_ODD_PRSENT#	24	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	13	SATA_CTX_C_ODDRX_P1	16	SATA_CTX_C_ODDRX_N1	17	SATA_CTX_C_ODDRX_N1	20	SATA_CRX_C_ODDTX_N1	25	SATA_CRX_C_ODDTX_P1	26	SATA_ODD_PRSENT#	25	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	14	SATA_CTX_C_ODDRX_P1	17	SATA_CTX_C_ODDRX_N1	18	SATA_CTX_C_ODDRX_N1	21	SATA_CRX_C_ODDTX_N1	26	SATA_CRX_C_ODDTX_P1	27	SATA_ODD_PRSENT#	26	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	15	SATA_CTX_C_ODDRX_P1	18	SATA_CTX_C_ODDRX_N1	19	SATA_CTX_C_ODDRX_N1	22	SATA_CRX_C_ODDTX_N1	27	SATA_CRX_C_ODDTX_P1	28	SATA_ODD_PRSENT#	27	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	16	SATA_CTX_C_ODDRX_P1	19	SATA_CTX_C_ODDRX_N1	20	SATA_CTX_C_ODDRX_N1	23	SATA_CRX_C_ODDTX_N1	28	SATA_CRX_C_ODDTX_P1	29	SATA_ODD_PRSENT#	28	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	17	SATA_CTX_C_ODDRX_P1	20	SATA_CTX_C_ODDRX_N1	21	SATA_CTX_C_ODDRX_N1	24	SATA_CRX_C_ODDTX_N1	29	SATA_CRX_C_ODDTX_P1	30	SATA_ODD_PRSENT#	29	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	18	SATA_CTX_C_ODDRX_P1	21	SATA_CTX_C_ODDRX_N1	22	SATA_CTX_C_ODDRX_N1	25	SATA_CRX_C_ODDTX_N1	30	SATA_CRX_C_ODDTX_P1	31	SATA_ODD_PRSENT#	30	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	19	SATA_CTX_C_ODDRX_P1	22	SATA_CTX_C_ODDRX_N1	23	SATA_CTX_C_ODDRX_N1	26	SATA_CRX_C_ODDTX_N1	31	SATA_CRX_C_ODDTX_P1	32	SATA_ODD_PRSENT#	31	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	20	SATA_CTX_C_ODDRX_P1	23	SATA_CTX_C_ODDRX_N1	24	SATA_CTX_C_ODDRX_N1	27	SATA_CRX_C_ODDTX_N1	32	SATA_CRX_C_ODDTX_P1	33	SATA_ODD_PRSENT#	32	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	21	SATA_CTX_C_ODDRX_P1	24	SATA_CTX_C_ODDRX_N1	25	SATA_CTX_C_ODDRX_N1	28	SATA_CRX_C_ODDTX_N1	33	SATA_CRX_C_ODDTX_P1	34	SATA_ODD_PRSENT#	33	SATA_ODD_DA#	
SATA_CTX_C_ODDRX_P1	22														

CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
PRSNT	P1	8
5V	P2	9
5V	P3	10
At t e n t i o	P4	11
GND	P5	12
GND	P6	





Security Classification		Compal Secret Data		Compal Electronics, Inc. HDD/FFS/ODD	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-G714P
				Date:	Tuesday, November 13, 2018
				Sheet	31 of 65

Main Func = WLAN A Key CONN




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN CONN	
				Size	Document Number
				LA-G714P	Rev 1.0
				Date:	Tuesday, November 13, 2018
				Sheet	32 of 65

Main Func = HDMI



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								HDMI LShifter/Conn			
Size		Document Number						Rev			
		LA-G714P						1.0			
Date:		Tuesday, November 13, 2018		Sheet		33		of 65			





LAN CHIP 10/100/1000

RTL8111H-CG	RTL8106E-CG
SA000080P00	SA000065Y00
LDO mode	LDO mode
10/100/1000M	10/100M

UL1 1000@
RTL8111H-CG OFN 32P E-LAN CTRL
SA000080P00

UL1 100@
RTL8106E-CG OFN32_4X4
SA000065Y00



+LAN_VDD33 Rising time (10%~90%) need >0.5mS and <100mS.


	1.0V Source	RL1	CL15	CL18	CL19	CL20	CL8
RTL8111H-CG RTL8111G-CGT (71.08111.U03)	LDO	O	O	O	O	O	X
RTL8106E-CG (071.08106.0003)	LDO	X	X	X	X	X	O

Main Func = LAN

LAN TransFormer 10/100M x2


LAN TransFormer (Giga & 10/100 co-layout)

Dont use SP050006H00 on Giga LAN SKU due to EMI test failure




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				XFOM&RJ45		
				Size	Document Number	Rev
				LA-G714P		1.0
Date:				Tuesday, November 13, 2018	Sheet 35 of 65	

+5VS/+3VS for System



+3VALW_PCH for System





JP4 Short
for NON-DS3

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G714P	1.0
				Date:	Tuesday, November 13, 2018	Sheet 36 of 65



Vinafix.com

NGFF Key M



PEDET	Module Type
0	SATA
1	PCIE

Vinafix.com



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA CONN		
				Size	Document Number	Rev
					LA-G714P	1.0
Date: Tuesday, November 13, 2018				Sheet	38	of 65

Vinafix.com

Only for Del


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RSV		
				Size	Document Number	Rev
				LA-G714P		1.0
Date:				Tuesday, November 13, 2018	Sheet 39 of 65	

Vinafix.com

Only for Del


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RSV	
				Size	Rev
				Document Number	1.0
				LA-G714P	
Date:		Tuesday, November 13, 2018		Sheet	40 of 65

Timing Diagram for S5 to S0 mode




Vinafix.com

Only for Del




Main Func = 3.3VALWP/5VALWP




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 3.3VALWP/5VALWP		
				Size	Document Number	Rev
				LA-G714P		
Date: Tuesday, November 13, 2018				Sheet	46	of 65

Main Func = +1.2V_DDR/+0.6V_DDR_VTT




Main Func = +1VALWP



+1.0V_PRIM
TDC 5.2 A
Peak Current 6.5 A
OCP Current 9 A Fix by IC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/04/01		Title	
		Deciphered Date		PWR +1VALWP	
				Size	
				Number	
				LA-G714P	
				Rev	
				0.1	
				Date: Tuesday, November 13, 2018	
				Sheet 48 of 65	

Main Func = +1.8VALWP / +2.5VP




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	PWR +1.8VALWP / +2.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-G714P		0.1
				Date:	Tuesday, November 13, 2018	Sheet


Main Func = CPU

Vinafix.com

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	PWR CPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Tuesday, November 13, 2018
				Sheet	50 of 65





Main Func = CPU/ VGA / SA MLCC



Total VCCORE Output Capacitor:
3 X 330uF D2==>U42
2 X 220uF D2==>U22
32 X 22uF 0603==>U42
20 X 22uF 0603==>U22
30 X 1uF 0201==>U42
35 X 1uF 0201==>U22

Total VCCGT Output Capacitor:
1 X 220uF D2
35X 22uF 0603_X5R==>U22
33X 22uF 0603_X5R==>U42
4X0.47uF 0201
9X 1uF 0201

Total VCCSA Output Capacitor:
7 X 22uF 0603
7 X 1uF 0201

VCC_CORE 42/VCC_GT 42 for KBL-R4+2
VCC_GT 42 colay GT and CORE

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P51	PWR	20160321	COMPAL			0.1 (x00)
2							
3							
4							
5							
6							
7							
8							